PATENT

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

- 1. (original) An integrated circuit package comprising:
- a silicon die having a first thickness;

TTC-PA 650-326-2422

- a metallized polymer layer having a first side and a second side; and
- a transition medium disposed between the silicon die and the first side of the metallized polymer layer wherein the transition medium has a second thickness, and the first thickness of the silicon die is less than the second thickness.
- 2. (original) The integrated circuit package of claim 1 wherein the transition medium is nonconductive.
- 3. (original) The integrated circuit package of claim 1 comprising a plastic encapsulant which encapsulates the silicon die and the transition medium, the plastic encapsulant having a coefficient of thermal expansion between approximately 7 x 10^{-6} /°C and 15 x 10^{-6} /°C.
- 4. (currently amended) The integrated circuit package of claim 1 wherein the transition medium comprises a mold compound material, a BT resin compound, a FR-4 resin compound, or a FR-5 resin compound.
- 5. (original) The integrated circuit package of claim 1 wherein the transition medium has a coefficient of thermal expansion between approximately 7 x 10^{-6} /°C and 17 x 10^{-6} /°C.
- 6. (original) The integrated circuit package of claim 1 wherein the presence of the transition medium reduces stress and fracture damage to the silicon die.
- 7. (currently amended) The integrated circuit package of claim $1 ext{ } ex$



PATENT

encapsulant define a package thickness, wherein the silicon die is disposed near the middle of the package thickness at a location approximately equally spaced from the bottom of the metallized polymer layer and the top of the plastic encapsulant.

- 8. (original) The integrated circuit package of claim 7 wherein the package thickness is approximately 0.060 inches or less.
- 9. (original) The integrated circuit package of claim 5 wherein the silicon die thickness is less than approximately 6 mils.
- 10. (original) The integrated circuit package of claim 1 wherein the silicon die is coupled to the transition medium through an adhesive.
- 11. (currently amended) The integrated circuit package of claim \pm 10 wherein a coefficient of thermal expansion for the adhesive is approximately 58 x \pm 10⁻⁶/°C.
- 12. (currently amended) The integrated circuit package of claim I wherein the integrated circuit metallized polymer layer is a tape carrier having a dielectric layer and a conductive layer.
- 13. (original) The integrated circuit package of claim 12 comprising solder balls mounted to the second side of the metallized polymer layer, the solder balls electrically contacting an etched circuit in a conductive layer of the tape carrier.
- 14. (original) The integrated circuit package of claim 13 wherein the solder balls electrically connect the integrated circuit package to a printed circuit board.
- 15. (original) The integrated circuit package of claim 14 wherein the solder balls are arranged in a grid fashion underneath the position for the silicon die.

Ship Chil

on,

Sidney Larry Anderson Application No.: 09/517,345 Page 4 PATENT

- 16. (original) The integrated circuit package of claim 1 wherein the cross sectional area of the silicon die is substantially less than or equal to the cross sectional area of the rigid transition medium.
- 17. (original) The integrated circuit package of claim 1 wherein the cross sectional area of the silicon die is larger than the cross sectional area of the transition medium.
- 18. (original) The integrated circuit package of claim 1 wherein the package is a BGA package.
- 19. (original) The integrated circuit package of claim 1 wherein a volume of the silicon die is less than the volume of the rigid transition medium.
 - 20. (currently amended) An integrated circuit package comprising: a metallized polymer layer defining a first thickness; a transition medium coupled to the metallized polymer layer; a die coupled to the transition medium; and

a mold cap encapsulating the transition medium and the die, the mold cap defining a second thickness, wherein the first thickness and second thickness define a package thickness, wherein the die is disposed near the middle a midline of the package thickness measured from the bottom of the metallized polymer layer to the top of the mold cap.

- 21. (original) The integrated circuit package of claim 20 wherein the mold cap has a coefficient of thermal expansion similar to a coefficient of thermal expansion of the transition medium,
- 22. (original) The integrated circuit package of claim 20 wherein the die is mounted to the transition medium with a layer of adhesive.

PATENT

- 23. (currently amended) The integrated circuit package of claim 20 wherein the transition medium comprises a mold cap material, a second layer of adhesive, an elastomer, a BT resin compound, a FR-4 resin compound, or a FR-5 resin compound.
- 24. (original) The integrated circuit package of claim 20 wherein the metallized polymer layer is a tape carrier.
 - 25. (twice amended) An integrated circuit package comprising: a tape carrier defining a thickness;
- a first adhesive layer disposed on the tape carrier, the first adhesive layer having a coefficient of thermal expansion and a thickness;
- a transition medium having a first surface and a second surface, wherein the first surface of the transition medium engages the first adhesive layer, the transition medium having a coefficient of thermal expansion and a thickness;
- a second adhesive layer disposed on the second surface of the transition medium, the second layer of adhesive having a coefficient of thermal expansion and a thickness:
- a die disposed on the second adhesive layer comprising a thickness that is less than the thickness of the transition medium; and
- a mold cap encapsulating the first adhesive layer, the transition medium. the second adhesive layer and the die, wherein the mold cap and tape carrier define a package thickness, wherein the thickness of the adhesive layers, transition medium and die is nearly equivalent to or the same as half of the package thickness so as to reduce the stress on the die during thermal cycling, wherein the transition medium and the mold can have approximately the same coefficient of thermal expansion so as to reduce the thermal stress on the die during thermal cycling.

Claims 26-48 (canceled)

this 'T

PATENT

Sidney Larry Anderson Application No.: 09/517,345

Page 6

49. (previously amended) An integrated circuit package comprising: an integrated circuit die having a front side, a back side, and a first thickness between the front and back sides, wherein bonding pads are formed on the front side:

a metallized polymer layer having a first side and a second side, wherein the bonding pads are electrically coupled to features of the metallized polymer layer; and a transition medium, between the integrated circuit die and the metallized polymer layer, wherein the transition medium has a second thickness, greater than the first thickness.

- 50. (previously added) The integrated circuit package of claim 49 wherein the front side of the integrated circuit die faces away from the metallized polymer layer.
- 51. (previously added) The integrated circuit package of claim 49 wherein the integrated circuit die, metallized polymer layer, and transition medium are three parallel planes.
- 52. (previously added) The integrated circuit package of claim 49 wherein the transition medium has a single, relatively uniform thickness.
- *5*3. (previously added) The integrated circuit package of claim 49 wherein the integrated circuit package accommodates only a single integrated circuit die.
- 54. (previously added) The integrated circuit package of claim 49 further comprising:

bonding wires to electrically couple the bonding pads to the features of the metallized polymer layer.

55. (previously added) The integrated circuit package of claim 49 wherein the transition medium does not comprise metal,

cm'

Sidney Larry Anderson Application No.: 09/517,345 Page 7 PATENT

- 56. (previously added) The integrated circuit package of claim 49 wherein none of the bonding pads are electrically coupled to the transition medium.
- 57. (previously added) The integrated circuit package of claim 49 wherein between the transition medium and the integrated circuit die is only an adhesive layer.
- 58. (previously added) The integrated circuit package of claim 49 wherein the back side of the integrated circuit die faces toward the transition medium.
- 59. (previously added) The integrated circuit package of claim 49 wherein the integrated circuit package is a ball grid array package.
- 60. (previously added) The integrated circuit package of claim 49 wherein the transition medium has a coefficient of thermal expansion between approximately 7×10^{-6} /°C and 17×10^{-6} /°C.
- 61. (previously added) The integrated circuit package of claim 49 further comprising:

solder balls, below the metallized polymer layer and integrated circuit die, electrically coupled to the bonding pads.

- 62. (currently amended) An integrated circuit package comprising: a substrate;
- a silicon die comprising a thickness; and
- a transition medium positioned between the substrate and the silicon die[[,

]]; and

a plastic encapsulant which encapsulates the silicon die and the transition medium, wherein the transition medium comprises a thickness that is greater than the thickness of the silicon die and the coefficient of thermal expansion of the transition medium is approximately equal to that of the plastic encapsulant.

Sun Sun

Sidney Larry Anderson Application No.: 09/517,345 Page 8

<u>PATENT</u>

- 63. (previously added) The integrated circuit package of claim 62 wherein the transition medium comprises a first adhesive layer positioned between the transition medium and the substrate, and a second adhesive layer positioned between the transition medium and the silicon die.
- 64. (currently amended) The integrated circuit package of claim 62 comprising a mold cap that encapsulates the silicon die and transition medium, wherein the distance from the top of the mold cap and plastic encapsulant to the bottom of the substrate define defines a package thickness, wherein and the silicon die is positioned at approximately a middle a midpoint of the package thickness.
- 65. (currently amended) The integrated circuit package of claim 62 wherein the transition medium comprises a mold compound material, a BT resin compound, a FR-4 resin compound, or a FR-5 resin compound.
- 66. (previously added) The integrated circuit package of claim 62 wherein the transition medium has a coefficient of thermal expansion between approximately 7×10^{-6} C and 17×10^{-6} C.
 - 67. (new) An integrated circuit package comprising: a silicon die having a first thickness;
 - a metallized polymer layer having a first side and a second side;
- a transition medium disposed between the silicon die and the first side of the metallized polymer layer; and
- a plastic encapsulant which encapsulates the silicon die and the transition medium, wherein the transition medium has a second thickness, the first thickness is less than the second thickness, and the coefficient of thermal expansion of the transition medium is approximately equal to that of the plastic encapsulant.
- 68. (new) The integrated circuit package of claim 67 wherein the coefficient of thermal expansion of the transition medium is greater than the

PATENT

coefficient of thermal expansion of the silicon die and less than the coefficient of thermal expansion of the plastic encapsulant.

69. (new) An integrated circuit package capable of being coupled to a printed circuit board comprising:

a silicon die having a first thickness;

a metallized polymer layer; and

a transition medium having a second thickness,

wherein the transition medium is disposed between the silicon die and the metallized polymer layer,

wherein the first thickness is less than the second thickness, and wherein the transition medium has a coefficient of thermal expansion less than the coefficient of thermal expansion of the printed circuit board to which the integrated circuit package is capable of being coupled and greater than the coefficient of thermal expansion of the silicon die.

70. (new) The integrated circuit package of claim 3 wherein the coefficient of thermal expansion of the transition medium is approximately equal to that of the plastic encapsulant.